"High-Speed Arithmetic Coder/Decoder Architectures."

Gireesh Shrimali, Keshab K. Parhi (1993)

Details and statistics

DOI:

access: unavailable

type: Conference or Workshop Paper

metadata version: 2017-03-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics