"Clock Network Synthesis with Concurrent Gate Insertion."

Jingwei Lu, Wing-Kai Chow, Chiu-Wing Sham (2010)

> Home

Details and statistics

DOI: 10.1007/978-3-642-17752-1_23

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/patmos/LuCS10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/patmos/LuCS10
Jingwei Lu, Wing-Kai Chow, Chiu-Wing Sham:
Clock Network Synthesis with Concurrent Gate Insertion. PATMOS 2010: 228-237

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.