


default search action
"Designing Coalescing Network-on-Chip for Efficient Memory Accesses of GPGPUs."
Chien-Ting Chen et al. (2014)
- Chien-Ting Chen, Yoshi Shih-Chieh Huang, Yuan-Ying Chang, Chiao-Yun Tu, Chung-Ta King, Tai-Yuan Wang, Janche Sang, Ming-Hua Li:
Designing Coalescing Network-on-Chip for Efficient Memory Accesses of GPGPUs. NPC 2014: 169-180

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.