"Synthesis and layout of an asynchronous network-on-chip using Standard EDA ..."

Christoph Thomas Muller et al. (2014)

Details and statistics

DOI: 10.1109/NORCHIP.2014.7004742

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-08

a service of  Schloss Dagstuhl - Leibniz Center for Informatics