"High Performance Multiplierless Serial Pipelined VLSI Architecture for ..."

Jinti Hazarika et al. (2019)

Details and statistics

DOI: 10.1109/NCC.2019.8732236

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics