"PAOA: A power and area optimization approach of reed-muller logic circuits."

Xiang Wang et al. (2017)

Details and statistics

DOI: 10.1109/MWSCAS.2017.8053192

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

a service of  Schloss Dagstuhl - Leibniz Center for Informatics