"Energy-Efficient Nonvolatile RISC-V CPU with a Custom ..."

Keisuke Sakamoto, Masanori Natsui, Takahiro Hanyu (2022)

> Home

Details and statistics

DOI: 10.1109/MWSCAS54063.2022.9859466

access: closed

type: Conference or Workshop Paper

metadata version: 2022-08-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/SakamotoNH22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/SakamotoNH22
Keisuke Sakamoto, Masanori Natsui, Takahiro Hanyu:
Energy-Efficient Nonvolatile RISC-V CPU with a Custom Instruction-Controlled Accelerator. MWSCAS 2022: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.