"A 112-fJ/bit 10-Gb/s Charge-Steering Equalizer Utilizing a Discrete-Time ..."

Marco A. Saif et al. (2020)

Details and statistics

DOI: 10.1109/MWSCAS48704.2020.9184625

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics