"An hybrid eDRAM/SRAM macrocell to implement first-level data caches."

Alejandro Valero et al. (2009)

Details and statistics

DOI: 10.1145/1669112.1669140

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-03

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.