"Efficient Hardware Architecture for Posit Addition/Subtraction."

Susheel Ujwal Siddamshetty, Srinivas Boppu, Debapratim Ghosh (2022)

> Home

Details and statistics

DOI: 10.1109/MCSOC57363.2022.00068

access: closed

type: Conference or Workshop Paper

metadata version: 2023-01-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mcsoc/SiddamshettyBG22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mcsoc/SiddamshettyBG22
Susheel Ujwal Siddamshetty, Srinivas Boppu, Debapratim Ghosh:
Efficient Hardware Architecture for Posit Addition/Subtraction. MCSoC 2022: 387-394

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.