"Fan-out wafer level chip scale package testing."

Hao Chen, Hung-Chih Lin, Min-Jer Wang (2017)

> Home

Details and statistics

DOI: 10.1109/ITC-ASIA.2017.8097117

access: closed

type: Conference or Workshop Paper

metadata version: 2021-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/itc-asia/ChenLW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc-asia/ChenLW17
Hao Chen, Hung-Chih Lin, Min-Jer Wang:
Fan-out wafer level chip scale package testing. ITC-Asia 2017: 84-89

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.