"Effect of Gate-S/D Underlap, Asymmetric and Independent Gate Features in ..."

Ramesh Vaddi, Sudeb Dasgupta, R. P. Agarwal (2011)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2011.22

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/VaddiDA11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/VaddiDA11
Ramesh Vaddi, Sudeb Dasgupta, R. P. Agarwal:
Effect of Gate-S/D Underlap, Asymmetric and Independent Gate Features in the Minimization of Short Channel Effects in Nanoscale DGMOSFET. ISVLSI 2011: 37-42

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.