"Reduction of Direct Tunneling Power Dissipation during Behavioral ..."

Saraju P. Mohanty et al. (2005)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2005.62

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/MohantyVML05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/MohantyVML05
Saraju P. Mohanty, Ramakrishna Velagapudi, Valmiki Mukherjee, Hao Li:
Reduction of Direct Tunneling Power Dissipation during Behavioral Synthesis of Nanometer CMOS Circuits. ISVLSI 2005: 248-249

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.