"Fast Hardware Upper-Bound Power Estimation for a Novel FPGA-Based HW/SW ..."

Mohamed B. Abdelhalim, Serag E.-D. Habib (2008)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2008.45

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/AbdelhalimH08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/AbdelhalimH08
Mohamed B. Abdelhalim, Serag E.-D. Habib:
Fast Hardware Upper-Bound Power Estimation for a Novel FPGA-Based HW/SW Partitioning Scheme. ISVLSI 2008: 393-398

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.