"19.8 A 0.0021mm2 1.82mW 2.2GHz PLL using time-based integral control in ..."

Junheng Zhu et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2016.7418045

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/ZhuNSEKH16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ZhuNSEKH16
Junheng Zhu, Romesh Kumar Nandwana, Guanghua Shu, Ahmed Elkholy, Seong Joong Kim, Pavan Kumar Hanumolu:
19.8 A 0.0021mm2 1.82mW 2.2GHz PLL using time-based integral control in 65nm CMOS. ISSCC 2016: 338-340

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.