"27.6 A 4GS/s 13b pipelined ADC with capacitor and amplifier sharing in ..."

Jiangfeng Wu et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2016.7418109

access: closed

type: Conference or Workshop Paper

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/WuCLWWCLYUDZYLC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/WuCLWWCLYUDZYLC16
Jiangfeng Wu, Acer Wei-Te Chou, Tianwei Li, Rong Wu, Tao Wang, Giuseppe Cusmai, Sha-Ting Lin, Cheng-Hsun Yang, Greg Unruh, Sunny Raj Dommaraju, Mo M. Zhang, Po Tang Yang, Wei-Ting Lin, Xi Chen, Dongsoo Koh, Qingqi Dou, Hemasundar Mohan Geddada, Juo-Jung Hung, Massimo Brandolini, Young Shin, Hung Sen Huang, Chun-Ying Chen, Ardie G. Venes:
27.6 A 4GS/s 13b pipelined ADC with capacitor and amplifier sharing in 16nm CMOS. ISSCC 2016: 466-467

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.