"A 40nm 16-core 128-thread CMT SPARC SoC processor."

Jinuk Luke Shin et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2010.5434030

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/ShinTHPPHLSJSGLS10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ShinTHPPHLSJSGLS10
Jinuk Luke Shin, Kenway W. Tam, Dawei Huang, Bruce Petrick, Ha Pham, Changku Hwang, Hongping Penny Li, Alan P. Smith, Timothy Johnson, Francis Schumacher, David Greenhill, Ana Sonia Leon, Allan Strong:
A 40nm 16-core 128-thread CMT SPARC SoC processor. ISSCC 2010: 98-99

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.