"A 2Gb/s 1.8pJ/b/chip inductive-coupling through-chip bus for 128-Die ..."

Mitsuko Saito, Noriyuki Miura, Tadahiro Kuroda (2010)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2010.5433929

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/SaitoMK10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/SaitoMK10
Mitsuko Saito, Noriyuki Miura, Tadahiro Kuroda:
A 2Gb/s 1.8pJ/b/chip inductive-coupling through-chip bus for 128-Die NAND-Flash memory stacking. ISSCC 2010: 440-441

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.