"A 38Mb/mm² 380/540mV Dual-Rail SRAM in 3nm-FinFET Technology."

Harold Pilo et al. (2025)

> Home

Details and statistics

DOI: 10.1109/ISSCC49661.2025.10904627

access: closed

type: Conference or Workshop Paper

metadata version: 2025-04-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/Pilo0DLKNPSS25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/Pilo0DLKNPSS25
Harold Pilo, John Barth, Kapil Dev Dwivedi, Peter Lee, Vikram Kumar, Prasanna Nalawar, Yogeshbhai Patel, Shailendra Sharad, Shakti Singh:
A 38Mb/mm² 380/540mV Dual-Rail SRAM in 3nm-FinFET Technology. ISSCC 2025: 498-500

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.