"7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization ..."

Hiroki Noguchi et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2016.7417942

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/NoguchiITAKKHAS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/NoguchiITAKKHAS16
Hiroki Noguchi, Kazutaka Ikegami, Satoshi Takaya, Eishi Arima, Keiichi Kushida, Atsushi Kawasumi, Hiroyuki Hara, Keiko Abe, Naoharu Shimomura, Junichi Ito, Shinobu Fujita, Takashi Nakada, Hiroshi Nakamura:
7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write / read-modify-write scheme. ISSCC 2016: 132-133

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.