"A 40GOPS 250mW massively parallel processor based on matrix architecture."

Masami Nakajima et al. (2006)

Details and statistics

DOI: 10.1109/ISSCC.2006.1696216

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-09

a service of  Schloss Dagstuhl - Leibniz Center for Informatics