"An 800MS/s dual-residue pipeline ADC in 40nm CMOS."

Jan Mulder et al. (2011)

Details and statistics

DOI: 10.1109/ISSCC.2011.5746274

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics