"2.1 28Gb/s 560mW multi-standard SerDes with single-stage analog front-end ..."

Hiroshi Kimura et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2014.6757327

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/KimuraAJSNGJHLZ14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KimuraAJSNGJHLZ14
Hiroshi Kimura, Pervez M. Aziz, Tai Jing, Ashutosh Sinha, Ram Narayan, Hairong Gao, Ping Jing, Gary Hom, Anshi Liang, Eric Zhang, Aniket Kadkol, Ruchi Kothari, Gordon Chan, Yehui Sun, Benjamin Ge, Jason Zeng, Kathy Ling, Michael C. Wang, Amaresh V. Malipatil, Shiva Kotagiri, Lijun Li, Christopher J. Abel, Freeman Zhong:
2.1 28Gb/s 560mW multi-standard SerDes with single-stage analog front-end and 14-tap decision-feedback equalizer in 28nm CMOS. ISSCC 2014: 38-39

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.