"An x86-64 core implemented in 32nm SOI CMOS."

Ravi Jotwani et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2010.5434076

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/JotwaniSKSACNN10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/JotwaniSKSACNN10
Ravi Jotwani, Sriram Sundaram, Stephen Kosonocky, Alex Schaefer, Victor Andrade, Greg Constant, Amy Novak, Sam Naffziger:
An x86-64 core implemented in 32nm SOI CMOS. ISSCC 2010: 106-107

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.