"A 56GS/S 6b DAC in 65nm CMOS with 256×6b memory."

Yuriy M. Greshishchev et al. (2011)

Details and statistics

DOI: 10.1109/ISSCC.2011.5746279

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics