"3.4 A 40/50/100Gb/s PAM-4 Ethernet transceiver in 28nm CMOS."

Karthik Gopalakrishnan et al. (2016)

Details and statistics

DOI: 10.1109/ISSCC.2016.7417907

access: closed

type: Conference or Workshop Paper

metadata version: 2019-07-11

a service of  Schloss Dagstuhl - Leibniz Center for Informatics