"16.7 A 12b 10GS/s interleaved pipeline ADC in 28nm CMOS technology."

Siddharth Devarajan et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2017.7870374

access: closed

type: Conference or Workshop Paper

metadata version: 2017-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/DevarajanSKKPSB17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/DevarajanSKKPSB17
Siddharth Devarajan, Larry Singer, Dan Kelly, Steve Kosic, Tao Pan, José B. Silva, Janet Brunsilius, Daniel Rey-Losada, Frank Murden, Carroll Speir, Jeff Bray, Eric Otte, Nevena Rakuljic, Phil Brown, Todd Weigandt, Qicheng Yu, Donald Paterson, Corey Petersen, Jeffrey C. Gealow:
16.7 A 12b 10GS/s interleaved pipeline ADC in 28nm CMOS technology. ISSCC 2017: 288-289

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.