"A 1.2V 30nm 1.6Gb/s/pin 4Gb LPDDR3 SDRAM with input skew calibration and ..."

Yong-Cheol Bae et al. (2012)

Details and statistics

DOI: 10.1109/ISSCC.2012.6176871

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics