"Process variation tolerant 9T SRAM bitcell design."

G. K. Reddy et al. (2012)

Details and statistics

DOI: 10.1109/ISQED.2012.6187539

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

a service of  Schloss Dagstuhl - Leibniz Center for Informatics