Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Speed Optimization of Vertically Stacked Gate-All-Around MOSFETs with ..."

Ya-Chi Huang, Meng-Hsueh Chiang, Shui-Jinn Wang (2019)

> Home

Details and statistics

DOI: 10.1109/ISQED.2019.8697706

access: closed

type: Conference or Workshop Paper

metadata version: 2019-05-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/HuangCW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/HuangCW19
Ya-Chi Huang, Meng-Hsueh Chiang, Shui-Jinn Wang:
Speed Optimization of Vertically Stacked Gate-All-Around MOSFETs with Inner Spacers for Low Power and Ultra-Low Power Applications. ISQED 2019: 231-234

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.