"Generation of SystemVerilog Observers from SysML and MARTE/CCSL."

Aamir M. Khan, Muhammad Rashid (2016)

Details and statistics

DOI: 10.1109/ISORC.2016.18

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics