"An Improved Lower Bound on the Gate Count of Toffoli-Based Reversible ..."

Takashi Hirayama, Ryo Endo, Katsuhisa Yamanaka (2024)

> Home

Details and statistics

DOI: 10.1109/ISMVL60454.2024.00032

access: closed

type: Conference or Workshop Paper

metadata version: 2024-09-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ismvl/HirayamaEY24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/HirayamaEY24
Takashi Hirayama, Ryo Endo, Katsuhisa Yamanaka:
An Improved Lower Bound on the Gate Count of Toffoli-Based Reversible Logic Circuits. ISMVL 2024: 120-125

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.