"Design and CAD methodologies for low power gate-level monolithic 3D ICs."

Shreepad A. Panth et al. (2014)

Details and statistics

DOI: 10.1145/2627369.2627642

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics