"FPGA Implementation of Modified Lightweight 128-Bit AES Algorithm for IoT ..."

Jeyvarshni Vimalkumar, Harshitha Ramesh Babu, M. Bhaskar (2023)

> Home

Details and statistics

DOI: 10.1109/ISES58672.2023.00069

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/VimalkumarBM23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/VimalkumarBM23
Jeyvarshni Vimalkumar, Harshitha Ramesh Babu, M. Bhaskar:
FPGA Implementation of Modified Lightweight 128-Bit AES Algorithm for IoT Applications. iSES 2023: 306-309

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.