Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Effect of Gate and Channel Engineering on Digital Performance Parameters ..."

Neha Jagwani, Vikas Vijayvargiya, Santosh Kumar Vishvakarma (2015)

> Home

Details and statistics

DOI: 10.1109/INIS.2015.22

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  - electronic edition @ ieeecomputersociety.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/JagwaniVV15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/JagwaniVV15
Neha Jagwani, Vikas Vijayvargiya, Santosh Kumar Vishvakarma:
Effect of Gate and Channel Engineering on Digital Performance Parameters Using Tied (3T) and Independent (4T) Double Gate MOSFETs. iNIS 2015: 243-247

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.