"A defect level monitor of resistive open defect at interconnects in 3D ICs ..."

Kouhei Ohtani et al. (2017)

Details and statistics

DOI: 10.1109/ISCIT.2017.8261176

access: closed

type: Conference or Workshop Paper

metadata version: 2018-01-31

a service of  Schloss Dagstuhl - Leibniz Center for Informatics