"A cascade 3-1-1 multibit ΣΔ A/D modulator with reduced ..."

Yi Yin, Heinrich Klar, Peter Wennekers (2005)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2005.1465280

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/YinKW05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/YinKW05
Yi Yin, Heinrich Klar, Peter Wennekers:
A cascade 3-1-1 multibit ΣΔ A/D modulator with reduced sensitivity to non-idealities. ISCAS (4) 2005: 3087-3090

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.