Stop the war!
Остановите войну!
for scientists:
default search action
"A 12-Bit 2-GS/s Pipelined ADC Front-End Stage with Aperture Error Tuning ..."
Peilin Yang, Fule Li, Zhihua Wang (2021)
- Peilin Yang, Fule Li, Zhihua Wang:
A 12-Bit 2-GS/s Pipelined ADC Front-End Stage with Aperture Error Tuning and Split MDAC. ISCAS 2021: 1-5
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.