Stop the war!
Остановите войну!
for scientists:
default search action
"A parallel LSI architecture for LDPC decoder improving message-passing ..."
Kazunori Shimizu et al. (2006)
- Kazunori Shimizu, Tatsuyuki Ishikawa, Nozomu Togawa, Takeshi Ikenaga, Satoshi Goto:
A parallel LSI architecture for LDPC decoder improving message-passing schedule. ISCAS 2006
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.