"A 1.25-Gb/s digitally-controlled dual-loop clock and data recovery circuit ..."

Chang-Kyung Seong, Seung-Woo Lee, Woo-Young Choi (2006)

Details and statistics

DOI: 10.1109/ISCAS.2006.1693034

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics