![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
"Automated design of a 10-bit, 80MSPS WLAN DAC for linearity and low-area."
A. Seedher et al. (2005)
- A. Seedher, Preetam Tadeparthy, K. A. S. Satheesh, V. T. Anuroop:
Automated design of a 10-bit, 80MSPS WLAN DAC for linearity and low-area. ISCAS (6) 2005: 5545-5548
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.