"A low voltage second order biquad using pseudo floating-gate transistors."

Øivind Næss et al. (2003)

Details and statistics

DOI: 10.1109/ISCAS.2003.1205516

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics