Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A Templated VHDL Architecture for Terabit/s P4-programmable FPGA-based ..."

Parisa Mashreghi-Moghadam, Tarek Ould-Bachir, Yvon Savaria (2022)

> Home

Details and statistics

DOI: 10.1109/ISCAS48785.2022.9937607

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/Mashreghi-Moghadamy22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/Mashreghi-Moghadamy22
Parisa Mashreghi-Moghadam, Tarek Ould-Bachir, Yvon Savaria:
A Templated VHDL Architecture for Terabit/s P4-programmable FPGA-based Packet Parsing. ISCAS 2022: 672-676

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.