"A 1.5V 10-b 30-MS/s CMOS Pipelined Analog-to-Digital Converter."

Chi-Chang Lu, Jyun-Yi Wu, Tsung-Sum Lee (2007)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2007.378359

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LuWL07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LuWL07
Chi-Chang Lu, Jyun-Yi Wu, Tsung-Sum Lee:
A 1.5V 10-b 30-MS/s CMOS Pipelined Analog-to-Digital Converter. ISCAS 2007: 1955-1958

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.