"Architecture Generator for Type-3 Unum Posit Adder/Subtractor."

Manish Kumar Jaiswal, Hayden Kwok-Hay So (2018)

Details and statistics

DOI: 10.1109/ISCAS.2018.8351142

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-16

a service of  Schloss Dagstuhl - Leibniz Center for Informatics