Stop the war!
Остановите войну!
for scientists:
default search action
"A 170 Mbps (8176, 7156) quasi-cyclic LDPC decoder implementation with FPGA."
Zhiqiang Cui, Zhongfeng Wang (2006)
- Zhiqiang Cui, Zhongfeng Wang:
A 170 Mbps (8176, 7156) quasi-cyclic LDPC decoder implementation with FPGA. ISCAS 2006
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.