"A 40nm 1.0Mb pipeline 6T SRAM with variation-tolerant Step-Up Word-Line ..."

Chi-Shin Chang et al. (2013)

Details and statistics

DOI: 10.1109/ISCAS.2013.6572134

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics