"Enhancing automatic generation of VHDL descriptions from UML/MARTE models."

Marcela Leite, Cristiano D. Vasconcellos, Marco Aurélio Wehrmeister (2014)

> Home

Details and statistics

DOI: 10.1109/INDIN.2014.6945500

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/indin/LeiteVW14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/indin/LeiteVW14
Marcela Leite, Cristiano D. Vasconcellos, Marco Aurélio Wehrmeister:
Enhancing automatic generation of VHDL descriptions from UML/MARTE models. INDIN 2014: 152-157

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.