"Deadline-aware Memory Scheduler and Governor for Heterogeneous Processors."

Xue-Xin He, Ya-Shu Chen (2018)

Details and statistics

DOI: 10.1109/INDIN.2018.8471962

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-12

a service of  Schloss Dagstuhl - Leibniz Center for Informatics