"Design of Data Buffer Circuit in High-speed, High-resolution Video Image ..."

Yao Lu, Zhao Yong, Li Xia (2007)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2008-01-24

- no documents available
- export record
  dblp key:
  - conf/imecs/LuYX07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/imecs/LuYX07
Yao Lu, Zhao Yong, Li Xia:
Design of Data Buffer Circuit in High-speed, High-resolution Video Image Acquisition System on FPGA. IMECS 2007: 1771-1774

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.